CLAIMS

1	1.	A phase locked loop (PLL) circuit comprising:
2		a phase detector comparing an input signal to a feed back signal, the phase detec-
3	tor providing an error signal,	
4		a low pass filter defining a filter output,
5		a voltage controlled oscillator accepting the output from the low pass filter and
6	output the feedback signal,	
7		at least two charge pumps that each output a driving signal to the low pass filter,
8	wherei	in the driving signal is responsive to the error signal,
9		a lock detector that accepts the error output and in response outputs at least one
0	lock si	gnal, wherein the one lock signal represents an indication of a coarse lock,
1		a reference generator that accepts the first lock signal and in response outputs one
2	referer	nce signal to one charge pump, wherein the reference signal controls the charge
3	pump,	and
4	where	in when the at least two charge pumps provide a signal to the low pass filter the
5	PLL lo	oop bandwidth is higher than when one of the at least two charge pump is inactive.
6		
	2	The phase locked loop circuit of claim 1 wherein the at least two charge numps

- 1 2. The phase locked loop circuit of claim 1 wherein the at least two charge pumps 2 are each arranged to accept a reference current and output a current to the low pass filter.
- The phase locked loop circuit of claim 2 wherein the at least two charge pumps are each arranged to accept the same reference current but output different currents to the low pass filter.
- 1 4. The phase locked loop circuit of claim 2 wherein the at least two charge pumps 2 are each arranged to accept different reference currents and output different currents to 3 the low pass filter.

- The phase locked loop circuit of claim 4 wherein the reference source comprises a
- a first reference current source driving one charge pump, and a second reference current
- source driving a second charge pump, and wherein the second reference current source is
- 4 larger than the first reference current source.
- 1 6. The phase locked loop of claim 5 wherein the second current source is selected on
- or off by the coarse lock signal from the lock detector.
 - 7. The phase locked loop of claim 1 wherein the first lock signal is latched.
- 1 8. The phase locked loop of claim 1 wherein the reference generator comprises:
- 2 first, second and third reference current sources, where the first reference current
- 3 source has lower magnitude than the second reference current source which has a lower
- 4 magnitude than the third reference current source, and wherein the lock detector com-
- 5 prises at least two lock signals, a coarse lock signal that controls the third reference cur-
- rent source, and a second lock signal that controls the second reference current source.
- 1 9. The phase locked loop of claim 1 wherein the lock detector comprises:
- at least one comparator,

1

- a circuit that averages the error signal, the averaged error signal connects to an in-
- 4 put of the at least one comparator,
- a voltage divider circuit arranged to provide a different trigger voltage to the sec-
- ond input of the at least one comparator, wherein when the average error signal reaches
- the trigger voltage of each comparator, the lock signal disables the corresponding refer-
- ence current source, thereby reducing the loop gain of the phase locked loop.
- 1 10. A phase locked loop that includes a phase detector providing an error signal to a
- charge pump, wherein the charge pump in response outputs a current into a low pass filter
- that outputs a signal to a voltage controlled oscillator, whose output is divided thereby
- 4 producing a feed back signal that is compared to an input signal in the phase detector,
- further comprising a lock detector that provides a coarse lock signal indicating that a

- 6 coarse lock state has been reached for the PLL, and at least one additional charge pump
- that defines an output current into the low pass filter, the additional charge pump accepts
- and is controlled on or off by the coarse lock signal, wherein when the additional charge
- 9 pump is off the loop bandwidth of the phase locked loop is lowered.
- 1 11. The phase locked loop of claim 10 further comprising additional charge pumps
- and lock detectors that output additional corresponding lock signals to the additional
- charge pumps, the additional lock signals indicating finer and finer lock conditions of the
- 4 phase locked loop, wherein as the phase locked loop approaches closer to the finest lock
- 5 condition, the additional lock signals incrementally turn off the corresponding charge
- 6 pumps to incrementally reduce the phase locked loop bandwidth.
- 1 12. The phase locked loop of claim 10 further comprising a reference current ar-
- ranged to accept the coarse lock signal and provide a reference current to the charge
- 3 pump that controls the charge pump output current, wherein when the coarse lock signal
- 4 is not asserted the reference current drives the charge pump to output a current to the low
- pass filter, and when the coarse lock signal is asserted turning off the reference current
- 6 that in turn turns off the charge pump current to the low pass filter.
- 1 A method of operating a phase locked loop, wherein the loop contains a low pass
- 2 filter with an output driving a voltage controlled oscillator that outputs a signal that is di-
- 3 vided forming a feedback and fed back to a phase detector that compares the feedback
- signal to an input signal, the phase detector outputting an error signal, wherein the error
- signal ultimately drives a current via multiple charge pumps into the low pass filter, the
- 6 method comprising the steps of:
- comparing the error signal to reference levels, wherein the reference levels indi-
- s cate degrees of coarser and finer lock states of the phase locked loop, wherein, in re-
- 9 sponse to the error signal reaches the corresponding reference level,
- adjusting the current from the charge pumps so that the loop gain of the phase
- locked loop is reduced as finer locks are reached.,